Modern processor design tools integrate in their workflows generators for instruction set simulators (Iss) from architecture descriptions. Whilst these generated simulators are useful for design evaluation and software development, they suffer from poor performance. We present an ultra-fast Jitcompiled Iss generated from an ArchC description. We also introduce a novel partial evaluation optimisation, which further improves Jit compilation time and code quality. This results in a simulation rate of 510Mips for an Arm target across 45 Eembc and Spec benchmarks. On average, our Iss is 1.7 times faster than Simit-Arm, one of the fastest Iss generated from an architecture description.
INTRODUCTION
Instruction set simulators (Iss) are indispensable tools for hardware architects and software developers alike. Consequently, modern processor design suites such as Synopsys Processor Designer [13] or Target IP Designer [14] integrate Iss generator tools, which synthesise Iss from high-level architecture descriptions. However, these machine generated simulators are typically slower than their hand-coded counterparts targeting only a single architecture for which they have been optimised [10] .
Currently, the fastest available Iss are based on dynamic binary translation (Dbt) and use a parallel just-in-time (Jit) compiler [4, 11] for the translation of regions of target machine code to the host system's Isa, possibly interleaving a detailed performance model of the simulated processor for cycle-accurate pipeline modelling [5] . Unfortunately, these fast Dbt based Iss are -for performance reasons -handcoded and, thus not easily retargetable. Naïve approaches to generating Jit Dbt simulators from high-level architectural descriptions suffer from two problems: poor quality of the Jit compiled code and excessive Jit compilation times. The common root of these two problems lies in the complex bePermission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. haviours of target machine instructions containing different possible execution paths dependent on, for example, processor state.
In this paper we present a novel approach to generating ultra-fast Jit Dbt simulators from high-level ArchC based architecture descriptions [1] . We apply a partial evaluation optimisation [8] , which eliminates dead execution paths from complex instruction behaviours, early on in the Jit compilation process as part of the intermediate representation (Ir) generation stage. This not only relieves the underlying lowlevel Jit compiler from performing this work, which possibly utilises expensive analyses, but aids better code generation. In turn, this results in faster Jit compilation and, at the same time, less -and less complex -code is emitted by the Jit compiler due to compile-time specialisation.
The key idea is to simplify instruction behaviours as soon as possible in the high-level Jit code generator (see Figure 2), rather than deferring optimisation of the generated code to the low-level Jit compiler (see Figure 1) . Through the use of early partial evaluation at Ir generation time we ensure that instruction behaviours that are impossible in a specific context are not emitted, and thus are never presented to the low-level Jit compiler. Rather than emitting complex instruction behaviour patterns and relying on the low-level Jit compiler to eliminate dead code later, we spend a little more effort in the high-level Ir generator. In return, we gain significantly higher performance in, and achieve better code quality from, the low-level Jit compiler, resulting in greater overall simulation speed.
We have evaluated our Iss generation approach using an Arm v5 architecture model written in ArchC against 45 Eembc and Spec Cpu2006 benchmarks. On a standard x86 simulation host we demonstrate an average simulation rate of 191 Mips for our baseline Iss using a naïve generation scheme (see Figure 1) , and 510 Mips after enabling early partial evaluation (see Figure 2 ). Using the same Arm v5 target and the same simulation host machine (see Table  1 ) this is approximately 21 times faster than the original ArchC simulator (24 Mips) [1] , 78 times faster than FaCSim (6.5 Mips) [9] , 1.7 times faster than Simit-Arm (300 Mips) [11] , which relies heavily on manual instruction specialisation as part of the modelling and retargeting process, and only 24.5% slower than Qemu-Arm [2] , which has been hand-tuned for the target, requires significant low-level retargeting effort and unlike our Iss sacrifices instruction observability for performance. 
Contributions
Among the contributions of this paper are: 
Motivating Example
Consider the snippet of Arm assembly in Figure 3 . This shows a comparison, followed by a conditional add, such that the execution of the add is dependent on the result of the comparison. Listing 2 shows an example implementation of such an instruction in an instruction set simulator. The implementation is not specialised to the condition code, or the arguments to the instruction (other than the PC). Clearly, there are several statements here which could be simplified or specialised:
1. The call to condition_passed (line 1) could be replaced with a direct calculation of the result of the instruction condition. since this particular instruction is not flag setting.
In a naïve Jit, these statements may be simplified at optimisation time (assuming optimisations are applied). However, this requires that Ir is first emitted, then analysed, and then pruned, which can be costly. Standard optimisations are also frequently not strong enough to fully take advantage of early-evaluable expressions.
In contrast, our early partial evaluation scheme already evaluates statically evaluable expressions (lines 1, 3 and 4) at Ir generation time and avoids emitting dead code such as the flag setting code in lines 7-13 of Listing 2. This means, we produce less Ir for the code generator to process and, hence, we speed up the Jit compiler.
For the example in Figure 1 our partial evaluation scheme is able to fully compute the result of the example add instruction at compile-time (see Listing 3). In comparison, the naïve scheme requires much more expensive '-O3' Llvm optimisations to achieve a similar effect. The naïve scheme generates more Llvm Ir instructions, which are then processed by the optimiser, resulting in a long latency of the performance-critical Jit compiler.
METHODOLOGY

Simulator Generation
Our simulator generation system is based on there being a distinct boundary between the processor implementation and the simulator framework (see Figure 4 ). Processor models are written using a variant of ArchC [1] , and then processed into a set of C++ source files implementing instruction decoding, an interpreter, a Jit module, disassembly, etc. This system is sufficiently general and flexible to support a variety of Isas (so far we have models for Arm v5, Arm v7a, Arm v7m, PowerPc, Intel 8086 and Mos 6502) and is modular enough that different implementations of interpreters, Jit systems, etc can be swapped in and out.
The baseline Jit system precompiles each instruction implementation to Llvm bitcode functions. When an instruction is Jit compiled, a call to the appropriate function is generated (with the instruction fields as parameters) and inlined.
Early Partial Evaluation
The early partial evaluation Jit is generated completely from a processor Isa description. The implementation of each instruction is written in a C-like language, and compiled into an Ssa form consisting of variable reads and writes, register and memory reads and writes, unary and binary operations, some intrinsics, and control flow. The Ssa form does not have Φ-nodes, since Φ-analysis is unnecessary at this stage and can be done later by the Llvm back-end. Function calls and subroutines are supported, and all func- ; Don ' t need to do any " add " at runtime .
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The partial evaluation scheme itself is based on computing whether or not each Ssa statement is 'fixed' (i.e., relies only on Jit-time information such as instruction fields and constant values) or 'dynamic' (i.e., relies on information loaded from registers or memory). For most statements, this is trivial: a binary operation is fixed if both of its operands are fixed, a memory or register write is fixed if its address and value are fixed etc. However, computing the fixedness of variable reads (and thus statements which depend on those variable reads) requires slightly more careful analysis.
The algorithm for doing this analysis can be seen in Algorithm 1. The analysis is done on each instruction implementation. Each basic block in each implementation has three variables: a list of variables which are 'dynamic' at the entry point of the block, a list of variables dynamic at the exit of the block, and a variable stating whether or not control flow into this block is fixed or dynamic. We start by emptying the lists and considering the control flow 'invalid' (not yet computed).
We then process each block in turn, starting with the entry block of the instruction. If the block processing algorithm reports that the state of the block has changed (either its control flow or dynamic In/Out lists) then we add its successors to the work list. Once the work list becomes empty the fixedness computation is complete. A single block may be processed multiple times if it is in the body of a loop.
For each basic block we first compute whether or not control flow into the block is fixed or dynamic. Control flow is dynamic if any conditional branch or switch in any ancestor of the block depends on a dynamic value. Otherwise, control flow into the block is fixed. We also compute the dynamic In variables as the union of the dynamic Out variables of the block's predecessors.
We then loop over each of the statements in the block in program order. For each statement, if the statement writes dynamic values to any variables, we add those variables to the dynamic Out list. For variable reads, if the read variable is dynamic at this point, we mark the read as dynamic.
JIT Compiler Generation
When generating the Jit compiler itself, we again work on an instruction type by instruction type basis. For each instruction type we generate a function which implements the fixed portions of the instruction directly, and generates Llvm instructions for the dynamic portions. So, fixed control and data flow in the instruction becomes C++ control and data flow, and dynamic control and data flow becomes Llvm control and data flow.
Since a variable may be fixed at one point during execution but dynamic later on, we do further analysis to determine points at which variables must be 'spilled' into the dynamic context. This is only strictly necessary when a variable is sometimes dynamic on entry to a block (e.g. if we write a dynamic value to it in the 'then' portion of an 'if' statement but write a static value in the 'else' portion). If a dynamic statement reads the value of a fixed variable we write the value directly into the output Llvm statement rather than 'spilling' the variable.
As static control flow is executed completely at Jit time, multiple Ssa blocks may become a single Llvm block. This produces one of the main improvements in code generation speed in the form of 'on-the-fly' dead code elimination, meaning that there is much less code for Llvm to generate and optimise. Blocks which have dynamic control flow are only emitted 'on-demand' (i.e., if either a static or dynamic control flow statement which has the block as a target is encountered) which also helps to reduce the amount of code passed into Llvm.
EMPIRICAL EVALUATION
We have implemented the presented early partial evaluation technique in our Iss framework and evaluated it against the full Eembc 1.1 and Spec CInt2006 benchmark suites. We have compiled the benchmarks with the Arm v5 port of the Gcc 4.5.2 compiler. For each of the benchmarks we have measured the time from start of the simulator to completion, with and without early partial evaluation, and used 
Key Performance Results
Our main results showing relative speedups resulting from our early partial evaluation scheme over the parallel, Jitcompiled Simit-Arm v3 Iss for both short-running Eembc and long-running Spec Cpu2006 benchmarks are presented in Figure 5 .
For all but two of the Eembc benchmarks our partial evaluation Iss significantly outperforms Simit-Arm v3. On individual benchmarks (cacheb01 and idctrn01) speedups of up to nearly 4 can be observed, with a geometric mean of 1.86 over all Eembc benchmarks. This indicates that for these short-running benchmarks, where Jit compilation times contribute for a relatively larger amount of the overall execution time, partial evaluation has a large positive effect.
Although the performance of our Jit system is very good, there are a few benchmarks in the Eembc suite in which it does not perform as well as Simit-Arm, namely the rotate01 and bitmnp01 benchmarks. On closer examination, these benchmarks are extremely heavy in control flow. The rotate01 benchmark, on which Simit-Arm performed the Figure 5: Performance improvements due to early partial evaluation in our Iss for short-running Eembc and long-running Spec Cpu2006 benchmarks. Speedups are calculated over the Adl-retargetable Simit-Arm v3 Iss.
best, is over 35% branch instructions (not including more exotic branches such as loads-to-PC or pop instructions). On the other end of the scale, the two benchmarks on which our system performed the best (cacheb01 and idctrn01) are particularly light in control flow, with relative branches making up around 4% of the dynamic instruction count. With this in mind, it seems that the reason for the difference in performance between our Iss and Simit-Arm on these benchmarks is due to Gcc, which is used as a Jit compiler in Simit-Arm, outperforming Llvm, which is used as a Jit compiler in our Iss, at optimising control flow. On the Spec benchmark suite the performance of our system is generally on par with, or better than, that of Simit-Arm. We perform particularly well on the gcc and h264 benchmarks. This is due to the highly phase-oriented nature of the applications, where execution moves through various distinct sections of the program. We perform better than Simit-Arm in these situations due to our superior code generation speed. The Spec suite contains benchmarks which generally run for longer periods of time than the Eembc suite, thus code quality is much more important for these benchmarks (perhaps with the exception of gcc). For these long-running benchmarks our partial evaluation approach delivers improved code quality, resulting in an average speedup of 1.2 across all Spec benchmarks. We suffer minor performance losses on two benchmarks (gobmk and sjeng), where the Gcc compiler used by Simit-Arm does a better job of handling bit manipulation operations than the Llvm optimiser in our Iss.
Code Size Analysis
One of the main benefits of using our partial evaluation scheme is the extreme code size reduction benefit. 6 shows the reduction in Llvm bitcode emitted at standard '-O1' and '-O3' optimisation levels when using our scheme compared to a naïve scheme. An 80% reduction in code size is obtained when optimising to '-O1' (i.e., the partial evaluation scheme emits only 20% as many instructions as the naïve scheme) on the Eembc suite, and an even larger reduction is seen for Spec. A smaller but still significant reduction in code size is observed when optimising to '-O3'. This produces a significant reduction in compilation time which can be exploited to improve Jit warmup speed (i.e., translate code faster) or to more aggressively optimise translations. This is particularly pronounced on the gcc benchmark in the Spec suite. When using the naïve Jit, around 155 million Llvm instructions are generated in total when using '-O1' optimisations. When using the partial evaluation Jit, this drops to just 4 million.
RELATED WORK
Retargetable Iss have seen an increased interest in recent years. Simit-Arm [11] is the Arm v5 port of such an Iss, where retargeting is achieved through provision of a highlevel Isa model from which C language simulator modules are generated. Simit-Arm uses parallel and distributed Jit compilation for dynamic code generation, which makes it one of the fastest available Iss today. Still, instruction specialisation is left to the user to be performed manually as part of the retargeting and modelling process. In [7] a simulation framework is presented, which is based on a structural architecture description language (Adl) and that uses the Llvm open-source compiler infrastructure to dynamically translate instruction sequences of the simulated architecture into machine instructions of the host machine. The code generation scheme in [7] is relatively simple and operates at basic block level and relies entirely on Llvm standard optimisations. In contrast, our simulator operates on trace regions and adds partial evaluation on top of standard code optimisations, thus providing higher performance without manual user intervention. Another popular, retargetable Iss is Qemu [2] . Retargeting of Qemu involves rewriting blocks of target code using low-level tiny code generator (Tcg) operations, which are a machine-independent intermediate notation. Subsequently this notation is being compiled for the host's architecture by Tcg subject to optional optimisation passes. Unlike our simulator and also Simit-Arm, which employ high-level Isa descriptions, Tcg requires that there be dedicated low-level Tcg code written to support each target instruction.
An interesting approach is presented in [3] . It aims at generating an Iss from a pseudo-formal document such as a datasheet. However, this approach still requires lots of manual adaptation. In [12] specialisation of instruction behaviours in a generated Iss is discussed.
The open-source ArchC tool-suite [1] contains an Iss generator, which is based on the same architecture description language as we are using. The ArchC simulation methodology, however, is very different in that they translate the architecture model to a set of SystemC classes for processor modelling, whereas we generate a Jit based Iss. As a result our simulator is more than one order of magnitude faster than the original ArchC simulator.
Commercially available, retargetable Iss are included in the Synopsys Processor Designer [13] and Target Ip Designer [14] tool suites. These packages are aimed at Asip design support and unlike the simulator presented here offer less support for complex features typically found in general-purpose embedded processors. We explicitly consider user and kernel mode operation, interrupt handling, memory management and make provisions for efficiently handling self-modifying code.
Partial evaluation [8] is a widely-used program optimisation based on specialisation, which precomputes effects of static input at compile time, thus reducing the complexity and runtime of the generated code. In Jit compilation partial evaluation has the potential to both reduce compilation time and increase code quality. This has been demonstrated, for example, in the PyPy Python Jit compiler [6] .
SUMMARY AND CONCLUSION
In this paper we have presented an early code optimisation based on partial evaluation, which can be applied in Jit-compiled Iss generated from high-level architecture descriptions. We have demonstrated by implementation that early partial evaluation reduces the overhead of Jit compilation and improves the quality of the generated code, hence contributing to increased overall performance of the Iss. For an Arm v5 architecture model evaluated against the Eembc and Spec Cpu2006 benchmarks our Iss delivers an average simulation rate of 510 Mips, outperforming the state-of-theart, Adl-retargetable Simit-Arm Iss by as much as 297%.
